Abstract. In this paper, through the analysis of node for low turnover rate, we put forward a new method to generate test vector, and based on the node of the incentive for many times, for low turnover rate can significantly increase the Trojan detection sensitivity, in order to better the combination of side channel detection method for hardware Trojan detection. This paper puts forward several important contributions: 1) it provides detailed statistical method to generate test vector, it can generate high quality test vector, in any small Trojan instance is created in high relative activities; 2) it analyzes the effectiveness of the generated test vector in the Trojan coverage, and greatly improves the sensitivity of the side channel. The simulation results show that the test can significantly increase the sensitivity of the Trojan horse, so that the Trojan detection is more effective for the side channel analysis.
Introduction
Existing non-intrusive test and detection solutions for hardware trojan detection fall into two broad categories: logic functional testing and side-channel analysis (SCA).
SCA technology is the process of gathering detailed information about a design by examining its physical implementation properties. The general design of a design can be determined by measuring its physical properties. Hardware Trojans can affect some physical parameters of the circuit, such as power supply transient current and power consumption, which can be referred to as the fingerprint information of the circuit. By detecting these side channel information can identify whether the circuit can be Trojan structure. However, there are two main problems with channel-based methods that limit practical applicability [1] :
1. A smart adversary can usually make a very small trojan circuit, or even a few logic gates, with very little impact on the power or delay of the circuit, so it can be easily circumvented.
2. Grain information is highly susceptible to process noise and test noise, and some advanced noise reduction techniques can not detect tiny Trojan horses under certain process noise.
The logic function test method is a hardware Trojan detection method based on Automatic Test Vector Generation Technology (ATPG). His basic principle is to add an excitation vector at the chip's input to detect the output at the chip's output. If the output logic does not match the expected output, there is a suspect Trojan structure. When the test vector can fully activate the Trojan, it can affect some fingerprint information of the entire circuit and even affect the output. In this way, the logic function test method can make up for the defect of the test channel detection technology by activating the Trojan.
We know that the generation of test vectors for hardware Trojans detection is very challenging because the Trojans are designed to be triggered by very rare logic conditions at the internal nodes of the circuit. Intuitively, this means that the adversary will ensure that such a tampering with the circuit behaves in a very rare case, which is less likely to occur during the test, but may occur during actual use. In order to use logic tests to detect the presence of a Trojan, it is not only important to trigger a rare event at a set of internal nodes, but also to propagate the effect of such an event at the payload to the output node and observe it. However, it is impractical to enumerate all possible test vectors when the number of nodes is triggered and the number of payloads is large. Therefore, it is necessary to optimize the random test vectors to achieve a relatively high test coverage for the circuit under test.
Hardware Trojan Detection Based on Rare Trigger Multiple Stimuli Detection Principle
The goal of our work is to generate test vectors that are suitable for side-channel analysis for Trojan detection and to improve the detection of channel analysis by affecting the power consumption of flip-flops throughout the circuit. Since we consider flips over the activity instead of the actual current or power values, it is expected that the process noise will not affect our side channel sensitivity calculations. Our assumption is similar to the prior art Trojan detection method based on side channel analysis. The proposed method can be combined with any existing process calibration method to maximize Trojan coverage.
To assist side-channel analysis to successfully detect Trojans, we need: 1 Maximize rollover activity throughout the entire Trojan part; 2 Minimize the entire circuit in addition to the Trojan part of the other parts of the flip activity. The main idea in this paper is to generate high-quality test vectors that can achieve both of these goals to increase the sensitivity of side-channel analysis. Instead of looking for a vector to activate the payload and trigger the Trojan, we focus on creating a set of vector sets to maximize the rollover rate for nodes with low rollovers.
Test Vector Generation Method
First of all, we need to get the node of the circuit to be tested with low turnover rate. There are two methods that can be used: 1) calculating the turnover rate of each node through the hypergraph; 2) using the random test vector excitation, a node's turnover rate information, in order to get more real circuit flip rate information. This paper uses the second method.
Random test vector generation method process includes: 1) Read netlist documents, process library model documents; 2) Establish ATPG design model; 3) Read .spf file for DRC check; 4) The fault type is set to stuck at fault, and faultlist is specified as all fault; 5) Run automatically generate commands; 6) Save the test vector set Vt. Next, test vector optimization is performed: First, a test vector Vt is applied to the circuit under test to obtain a modinfo file with rollover information, which is done using Synopsys VCS software. Then, a rollover threshold is set to collect Low turnover rate node; after the candidate nodes are obtained, the selected vectors are collected by using N-Detect ATPG [1, 2] ; and finally, the optimized vector set is obtained and eliminated, and the elimination of the repeated vectors and the output of high quality test vectors Set Vn.
Literature References Simulation Steps
In this paper, Synopsys company's synthesis tool Design Compiler SMIC130nmCMOS process on the RTL circuit into the scan chain and synthesis, Synopsys power simulation tool PTPX power simulation.
Experimental Results
The random vector set Vt is applied to the target circuit, and the node rollover rate information can be obtained from the VCS statistics to obtain the node rollover rate distribution as shown in FIG. 3 . By analyzing the node rollover information, the threshold is set to 3.1e-5. Use the script and extract the low turnover node, corresponding to the low flip node information is written to the file faultlist, use Tetramax read in, and set the fault type is stuck at fault, generate test vector set Vn, two test vector set inspired vector size As shown in Table 1 , we can see that the number of test vectors is reduced by about 75% with approximate coverage [4, 5] . The test vector VCS simulation, and again get a new flip rate information, two kinds of test excitation flip rate information comparison shown in Figure 4 , can be seen from Figure 4 , the circuit to apply the optimized vector compared to the application of random test The vector greatly improves the turnover rate of the node with low inversion rate (the inversion rate increases by an order of magnitude).
Power Simulation (PTPX)
In order to verify this way of increasing the flip rate, we can have some effect on the overall power consumption of the circuit. And conducted a complete test on the AES encryption circuit for some processing, an increase of 8bit serial signal input and 8bit serial signal output, and add the Pad, and then the resulting file for power simulation to obtain the circuit Adding the Trojan and the pristine pure circuit gives the same excitation Vn at the peak power dissipation curve of Figure 6 : When the optimized test vector Vn is applied, the maximum power dissipation of the circuit increases by 11.5% compared to random vector excitation [4] . 
Evaluation Criteria
We verify the effect of this approach in two ways: 1) Is effective in enhancing the turnover rate of the node part with low turnover rate; 2) After the flip rate is improved on the circuit. Through the analysis of the above experimental results, we can find that, compared with the random test vector after the application of the test vector set Vn, to keep the test vector coverage of the circuit, based on the test circuit, most of the low flip rate node inversion rate increased by at least an order of magnitude, and reduced the turnover rate of nodes other than low-turnover nodes. By analyzing the power consumption, the influence on power consumption also exceeds 10%.
Summary
In this paper, the original intention of Trojan design from the Trojans inserted nodes to low activity nodes as a fundamental starting point for the circuit to be tested under random excitation to obtain a statistically low turn rate nodes for these low turn rate nodes to generate test vectors optimization as A supplementary method to measure channel analysis method is hardware Trojan detection. It can be concluded from the experimental results that compared with random test vectors, the proposed method saves 75% or more of the test time by streamlining the optimization of test vector sets, so that the suspected Trojan circuit part of the node flip rate increased by two orders of magnitude, making the Trojan circuit part of the entire circuit power consumption contribution of more than 10%, the next study, you can choose more efficient test vector generation method, which is more efficient. The improvement measures the lack of channel detection technology.
